


VPX607 Backplanes



(3U VITA 67 example shown)

VPX607 KEY FEATURES

- Compliant to latest VITA 65 and VITA 67.x specifications
- Various OpenVPX profiles—contact Pixus for details
- Various slot sizes and configurations available
- 6U backplane design
- 1.0” slot pitch standard, customized sizes available
- Data rate options up to 40Gbps and beyond
- Selectable rear IO options
- Fast turnaround, superior performance
- Customization available
- Conformal coating optional



OpenVPX is a process that defines system level VPX interoperability for multi-vendor, multi-module, integrated systems environment. The OpenVPX process defines clear interoperability points necessary for integration between Module to Module, Module to Backplane and Chassis. VITA 67 adds RF capability to the backplane with multi-position blind mate connectors.

Pixus has an experienced team of OpenVPX experts and can help you find or create the OpenVPX backplane profile for your application. We offer various data signal speed options and have optional testing services. Pixus is ISO9001:2015 and ITAR registered.

The backplanes are typically 1.0” pitch, but 0.8” pitch is available in some configurations. Contact Pixus for details.

Pixus Technologies can modify this product to meet special customer requirements without NRE (minimum order placement is required).



Specifications

Architecture		
Physical	Dimensions	Height: 6U
		Width: Depending on slot #
		Pitch: 1.0" or 0.8" standard
	Connectors	MultiGig RT-2, VITA 67.x coax
	Layers	18-24 layers typical
Standards		
VITA	Type	VITA 65, VITA 46 for OpenVPX
	Type	VITA 67 for RF over OpenVPX
Configuration		
Power		3.3V_AUX, 5V, +/- 12V, +/- 12V_AUX
Environmental	Temperature	Operating temperature: up to -40° to +85°C options
		Storage temperature: up to -55° to +90°C options
	PCB	FR406 or equivalent, Nelco4000-13SI, Meg6 or equivalent for higher speeds
		(consult Pixus)
PCB traces	0.5 oz. copper standard	
Conformal coating		Upon request (See page 6 selection "J" for available options)
Other		
MTBF	MIL Handbook 217-F @ TBD Hrs.	
Certifications	Designed to meet FCC, CE and EN/UL/TUV certifications where applicable	
Warranty	Two years	
Trademarks and logos	The Pixus Logo is a registered trademark of Pixus Technologies Inc. other registered trademarks are the property of their respective owners. Specs. subject to change without notice.	

Connectors & Signals

Connector Ratings

Multi-Gig RT-2:

Operating Voltage: 50 Volts AC peak or DC

Current: 1 Ampere at <30°C (single circuit, free air)

Temperature: -55 to 105°C

Low level contact resistance, circuit: 80 milliohms maximum initial

5 milliohms maximum average increase

10 milliohms maximum individual increase

Low level contact resistance, compliant pin: 1 milliohm maximum initial

1 milliohm maximum change

Insulation resistance: 1000 megohms minimum

Withstanding voltage: 1 minute hold with no breakdown or flashover

Temperature rise vs. current: 30°C maximum temperature at 1 Ampere load, single circuit in free air using thermography

Mechanical Vibration, sinusoidal:

Mechanical Vibration: No discontinuities of 1 microsecond or longer duration

Mechanical Shock: No discontinuities of 1 microsecond or longer duration

Mating Force: 0.75 N [2.7 ozf] maximum per contact. Average for entire connector.

Unmating Force: 0.15 N [.57 ozf] minimum per contact. Average for entire connector.

Compliant pin insertion: 31 N [7 lbf] maximum per pin average

Compliant pin retention: 13.35 N [3 lbf] minimum


Signal Definitions:

Fat Pipe: A channel that is comprised of four links (4 Tx pairs + 4 Rx pairs) is now being referred to as a fat pipe or by use of the x4 nomenclature. 10Gbps capable 10GBase-KX4, 10GBase-BX4, 10GBase-T, PCIe-x4, sRIO-x4, Infiniband-x4

Thin Pipe: A channel that is comprised of two links (2 Tx pairs + 2 Rx pairs) is now being referred to as a thin pipe or by use of the x2 nomenclature. 5Gbps capable 10/100/1000Base-T, 1000Base-BX, PCIe-x2, sRIO-x2, Infiniband-x2

Ultra-thin Pipe: A channel that is comprised of one link (1 Tx pair + 1 Rx pair) is now being referred to as an ultra-thin pipe or by use of the x1 nomenclature. 10GBase-KR, 10GBase-KX, PCIe-x1, sRIO-x1, Infiniband-x1a

3U Drawing—9-Slot Example with 1.0” Pitch



Ordering Options VPX607=6U OpenVPX Backplane, VITA 67

VPX607-ABCCD-EE-FGHI-J

AB = VPX Slots

= 01-16

CC = VITA 67 Slots

= 01-16

D = VITA 67 Type

0 = VITA 67.1

1 = VITA 67.3

4 = Mix of types

2 = VITA 67.2

3 = Other

EE = Profile Topology

AA = Reserved

XX = Other

F = Installation

0 = RF housings/contacts not installed (cutouts only)

1 = RF housings/contacts installed

2 = Partial installation (custom)

G = Rear IO

A = Full rear IO connectors

X = No rear IO connectors

C = Partially loaded or custom

H = Data Rate

1 = Data plane 3.125 Gbaud

3 = 6.25 Gbaud

5 = 10 Gbaud (for 40G systems)

2 = 5.0 Gbaud

4 = 8.0 Gbaud (PCIe Gen3)

6 = Other

I = Power Interface

1 = M4 threaded stud

2 = 1 x VITA 62 PSU interface

3 = Other

J = Conformal Coating

0 = None

1 = Humiseal 1A33 Polyurethane

2 = Humiseal 1B31 Acrylic